RTU3B-2

A 1.0 V, 2.5 mW, Transformer Noise-Canceling UWB CMOS LNA Takao Kihara, Toshimasa Matsuoka, and Kenji Taniguchi

Graduate School of Engineering, Osaka University 2-1 Yamada-oka, Suita, Osaka, Japan 565-0871



Outline

Motivation and Objective ■ Pros & Cons Transformer Noise-Canceling UWB LNA Noise Cancellation Mechanisms Wideband input Impedance Matching LNA Design Measurement Results Summary




Motivation

- Full-band (3.1–10.6 GHz) UWB receivers are desired
- Typical requirements for UWB LNAs:
 S₁₁<-10 dB
 S₂₁ (voltage gain)>10 dB
 NF<4 dB
 Previous wideband CMOS LNAs require:
 High power consumption (about 10 mW)
 High supply voltage (more than 1.2 V)



Objective





Pros & Cons


Pros:

Low power consumption (2.5 mW)
 Low voltage operation (1.0 V)
 Cons:
 Gain variation (3.8 dB across 3.1–10.6 GHz)



Transformer Noise-Canceling LNA

 The transformer partly cancels the noise of M₁ and R_L
 L₁ provides wideband input impedance matching
 Low-power and low-voltage operation



Noise Cancellation Mechanism (1)

 V_DD

induced

- 1. i_{nd} flows through L_s and R_L, and generates v_{n1}
- 2. i_{nd} flows into L_p and R_s
- 3. The transformer detects i_{nd}, and induces v'_{n2}

The transformer reduces the effect of i_{nd}

Noise Cancellation Mechanism (2)

V_{DD}

R

٦RI

induced


LS

 M_1

- 1. The noise current due to v_{nRL} flows from L_s into Z_L
- 2. The transformer induces v'_{nRL}
- 3. M_1 detects v'_{nRL} , and drains the noise current to the input


The transformer reduces the effect of v_{nRL}

Optimization of Turns Ratio







Wideband Impedance Matching



and increases the input bandwidth




Layout of Transformer



A small chip area, and large coupling factor

Microphotograph




Technology: 90 nm 1P–6M digital CMOS

Chip area: 0.12 mm²


Input and output pads are not ESD protected




Measured and Simulated S₁₁












Performance Summary

	Process	BW* [GHz]	NF [dB]	S ₂₁ [dB]	IIP ₃ [dBm]	Supply [V]	Power [mW]	Area [mm²]
Spec.	N/A	3.1– 10.6	<4.0	>10	N/A	N/A	N/A	N/A
This work	90 nm CMOS	2.8– 13.2	3.8- 4.4	>9.3	>-9.3	1.0	2.5	0.12

* BW is defined as the input bandwidth









- The transformer partly cancels the noise of the common-gate transistor and load resistor
- The output series inductor increases the input bandwidth
- S₁₁<-10 dB, S₂₁>9.3 dB, NF<4.4 dB across 3.1− 10.6 GHz with 2.5 mW from 1.0 V supply

The proposed LNA is the most suitable for low-power and low-voltage UWB CMOS LNAs




Acknowledgment

- VLSI Design and Education Center (VDEC)STARC
- Fujitsu Limited.
- Matsushita Electric Industrial Company Limited.
- NEC Electronics Corporation
- Renesas Technology Corporation
- Toshiba Corporation
- JSPS Global COE Program
- JSPS Initiatives



Figure of Merit






Noise Cancellation Mechanism (1)


- 1. i_{nd} flows through L_s and R_L, generating v_{n1}
- 2. i_{nd} also flows through L_p , producing v_{n2}
- 3. The transformer induces v'_{n2}

The transformer reduces the effect of i_{nd}






Measured Group Delay






Measured IIP₃ and IIP₂






Calculated Input Admittance




L₁ provides additional resonances at high frequencies




Calculated S₁₁














Noise Figure Measurement





Probe Station

